

## Chapter 1 – Introduction to Real-Time Embedded Systems

### **Overall Course Goal**

To prepare the student to be able to start contributing

in one or more of the following areas when they get a job:

“Specify, design, implement, test, and/or manufacture real-time embedded systems.”

### ***Quotes for the day:***

*“It has been estimated that 99% of the world-wide production of microprocessors is used in embedded systems.”* Burns and Wellings, 2009

*“Real-time embedded design has many facets.”* DNR 2017

### **Basic Definition of Real-Time Embedded System:**

Define ***“Embedded System”***


- a system unto itself; handles most everything for the task at hand
- system dedicated to application, usually not a platform for diverse/many applications
- autonomous, not dependently linked to some other system

Define ***“Real-Time”***

- respond to external events in a timely fashion; keep up with external events

## Example of Real-Time Embedded System

### Race-Car Control System (Simplified Diagram)



Program runs for entire time car is on:


- monitors engine emissions and adjusts fuel mixture in real-time
- monitors steering and adjusts handling in real-time
- monitors skidding and adjusts braking in real-time

## Example of Real-Time Embedded System

### Sonar Signal Processing System (Simplified Diagram)



*underwater “towed-array”*  
- *approx 100 hydrophones*  
*each with A-D converter*




Processors run 24/7 using DSP techniques to:

- apply 2-D FFTs to data matrix to form spatial “beams”
- post-process beam data to find any “hits”

## Example of Real-Time Embedded System

### Robotic Hand



The Shadow Robot Company

One hand w/forearm has:

- 9 A-D converters
- 25 joint position sensors
- 20 motors
- 20 temperature sensors
- 20 current sensors
- 40 Hall sensors

## Example of Real-Time Embedded System

### Skytrain Braking System



The system must brake normally to stop at stations and also brake suddenly when an object is on the track.

What considerations went into the design of the braking system?

What firmware and hardware design approaches went into making the system highly reliable?

What are some other examples of Real-Time Embedded Systems  
in the world around us?

**A good RTES designer knows:**

- hardware
  - processor chip (or sometimes multiple processor chips)
  - interaction with other hardware
  - board layout
- firmware
  - assembly instruction set
  - higher-level language, e.g. C
- other
  - cost issues
  - environmental issues
  - enclosures
  - algorithms – how to devise them, how to implement them

## **More Detailed Definition of Real-Time Embedded System:**

### Define “*Embedded System*”

- a system unto itself; handles most everything for the task at hand
- system dedicated to application, not a platform for diverse/many applications
- hardware is almost always based on a digital core
- often has software component referred to as “firmware”
- autonomous, not dependently linked to some other system
- often product runs on its own
- can be hidden from the user
- platform could be one of or a combination of:
  - discrete hardware
  - ASIC
  - FPGA
  - DSP
  - $\mu$ P
- if based on a processor(s), software can be C, assembly, C++, or combination thereof; single OS


### Define “*Real-Time*”

- respond to external events in a timely fashion; keep up with external events
- “correct and timely responses”
  - low latency
  - steady queue
  - in the “real” world
- often requires high-speed h/w and s/w capable of fast response, fast action
- can have “hard” vs “soft” timing constraints

## Hard vs Soft Timing Constraints


### Hard

e.g. skytrain automatic braking system  
when object on track



### Soft

e.g. telephone switch






### Chronological History of Intel Microprocessor

Date	Device	Comment	Clock Rate <sup>1</sup>	Data Bus Size	Address Bus Size	#Transistors	Junction Width	Chip Package
1971	4004	4-bit processor (desktop calculator mfr'd by Japanese company)	108 kHz	4	12	2300	10μ	16-pin DIP
1972	8008		500 kHz	8	14	3500	10μ	18-pin DIP
1974	8080		2 MHz	8	16	4500	6μ	40-pin DIP
1979	8088	<b>basis of first PC</b> (mfr'd by IBM)	5 MHz	16 internal 8 external	20	29000	3μ	40-pin DIP
1982	80286		6 MHz	16	24	134000	1.5μ	68-PGA
1985	80386		16 MHz	32	32	275000	1.5μ	132-PGA
1989	80486	introduced on-chip <b>floating-point unit</b>	25 MHz	32	32	1200000	1μ	169-PGA
1993	Pentium	"Pent" name derived from "5 <sup>th</sup> " generation	66 MHz	64	32	3100000	0.8μ	273-PGA
2005	Pentium D	introduced <b>two execution cores</b> on one chip	3.2 GHz	64	32	291000000	65nm	775-LGA
2007	Core 2 Quad	introduced four execution cores on one chip	2.66 GHz	64	32	582000000	65nm	775-LGA


<sup>1</sup> This is the initial clock rate when the chip first was introduced. It generally increased as newer versions were created. Ditto for the other tables herein.

1-10




## Hardware Platforms for the Ubiquitous Embedded DSP System

Consider the ubiquitous embedded DSP system:





The following are possible hardware platforms to implement the above system...



### μProc (Microprocessor)



advantages

disadvantages

**μCont (Microcontroller)**advantagesdisadvantages**DSP (Digital Signal Processor)**advantagesdisadvantages

**FPGA (Field-Programmable Gate Array)**advantagesdisadvantages**Application-Specific Integrated Circuit (ASIC)**advantagesdisadvantages

### Selected Chronological History of Digital Signal Processor (DSP) Chip

Date	Device	Creator	Comment	Parallel Multiplier	Clock Rate	Instruction Cycle Time	Program Memory Size	Data Memory Size	Chip Package
1978	S2811	AMI	not successful	12x12 fixed-point	20 MHz	300 nsec	256 ROM	128 RAM	
1980	μPD7720	NEC (now Renesas)	<b>first commercial DSP</b>	16x16 fixed-point	8 MHz	250 nsec	512 ROM	128 RAM	28-pin DIP
1982	TMS32010	TI	introduced modified <b>Harvard</b> architecture	16x16 fixed-point	20 MHz	200 nsec	1536 ROM or 4K external	144 RAM	40-pin DIP
1984	HD61810	Hitachi	introduced on-chip <b>floating-point capability</b>	16x16 fixed-point	16 MHz	250 nsec	512 ROM	200 RAM	40-pin DIP
1985	TMS32020	TI	introduced <b>multiple-accumulate</b> instruction	16x16 fixed-point	20 MHz	200 nsec	256 RAM	256 RAM	68-PGA
1980s	μPD77230	NEC (now Renesas)		32x32 floating-point	13.3 MHz	150 nsec	2K ROM or 4K external	1024 RAM	68-PGA
1990s	56000	Motorola (now Freescale)	introduced <b>dual data memory banks</b>	24x24 fixed-point	33 MHz	60.6 nsec	512 RAM (boot from external)	256 X RAM 256 Y RAM	88-PGA
1990s	TMS320C30	TI		32x32 floating-point	33 MHz	74 nsec	16M external	1024 X RAM 1024 Y RAM	181-PGA
2011	TMS320C6671	TI	introduced <b>VLIW</b> instructions with <b>8 ALUs</b>	32x32 fixed-point (each)	1 GHz	1 nsec	approx 512K+ shared		841-BGA
2011	TMS320VC5510	TI	<b>very low power</b>	17x17 fixed-point	50 MHz	20 nsec	320K program/data		144-BGA

### Selected Chronological History of Microcontroller ( $\mu$ C) Chip

Date	Device	Creator	Comment	Parallel Multiplier	Clock Rate	Instruction Cycle Time	Program Memory Size	Data Memory Size	Chip Package
1974	TMS1000	TI	4-bit CPU	no	300 kHz	?	1K ROM	32 RAM	28-pin DIP
1980	8051	Intel	8-bit CPU	no	12 MHz	1 $\mu$ sec	4K EPROM (8748) 4K PROM (8048)	128 RAM	40-pin DIP
1993	PIC16x84	Microchip	8-bit CPU introduced on-chip <b>EEPROM</b> program memory	no	10 MHz	100 nsec	1K Flash	68 RAM 64 EEPROM	18-pin DIP
late 1990s	68HC12	Motorola (now Freescale)	16-bit CPU	16x16 MAC takes 13 cycles	8 MHz	250 nsec	128K Flash	8K RAM	112-TQFP
2008	PIC32MX320	Microchip	32-bit CPU 5-stage pipeline	32x32 fixed-point (takes 2 cycles)	40 MHz	25 nsec	32K Flash	8K RAM	64-TQFP



### Selected Chronological History of Microcontroller w/DSP ( $\mu$ C w/DSP) Chip

Date	Device	Creator	Comment	Parallel Multiplier	Clock Rate	Instruction Cycle Time	Program Memory Size	Data Memory Size	Chip Package
2001	dsPIC30F1010	Microchip	16-bit CPU	16x16 fixed-point (in one cycle)	120 MHz	33.3 nsec	6K Flash	256 RAM	28-pin DIP
2009	TMS320F28027 Piccolo	TI	32-bit CPU very low cost low power up to 16 A-D channels SPI,I <sup>2</sup> C,SCI ports	32x32 fixed-point (in one cycle)	60 MHz (and up)	16.6 nsec	up to 64K Flash	up to 12K RAM	48-LQFP